




Sierra Components, Inc.

2222 Park Place Building 3 Suite E • Minden, Nevada 89423
 Phone: 775.783.4940 Fax: 775.783.4947

Chip back potential is the level which bulk silicon is maintained by on-chip connection, or it is the level to which the chip back must be connected when specifically stated below. If no potential is given the chip back should be isolated.

<u>Pad</u>	<u>Function</u>	<u>Pad</u>	<u>Function</u>
1	VL+	9	VL-
2	O/P 1	10	O/P 3
3	I/P 1-	11	I/P 3-
4	I/P 1+	12	I/P 3+
5	V-	13	V+
6	I/P 2+	14	I/P 4+
7	I/P 2-	15	I/P 4-
8	O/P-2	16	O/P 4



SUBSTRATE MUST BE CONNECTED TO V-

Topside Metal: Al
Backside: Si
Backside Potential: V-
Mask Ref:
Bond Pads: .004" min

APPROVED BY: CB
MFG: HARRIS

DIE SIZE: .105" x .095"
THICKNESS: .019"

DATE: 1/26/01
P/N: HAO-4902-2

DG 10.1.2
 Rev A 3-4-99